

OKI Semiconductor

MSM6376

ADPCM SPEECH SYNTHESIZER WITH EXTERNAL ROM

GENERAL DESCRIPTION


MSM6376 is a two-channel mixing ADPCM speech synthesizer LSI using up to 16 M-bit external speech data storage, such as ROM, and EPROM. Since it has a built-in 12-bit DA converter and low pass filter, a speech data output system can easily be configured by connecting an external power amplifier and

speaker. MSM6376 is best suited to the evaluation of MSM6372, MSM6373, MSM6374, and MSM6375, which are used as speech synthesizer LSIs with built in ROM, because the MSM6376 has the same circuit configuration as those LSIs.


FEATURES

- External memory capacity 16 M-bit ROM
- 4-bit straight ADPCM method
- Echo reproduction and simultaneous output of two audible tones (sound volume variation for one tone in three stages)
- Output of either of two built-in BEEP tones (1 kHz and 2 kHz) by designation code (when oscillation is 64 kHz)
- Sampling frequency 4.0, 6.4 and 8.0 kHz (at oscillation of 64 kHz) up to 32 kHz is possible.(at selected DA output)
- Maximum speech period of 10.9 minutes (at sampling frequency of 6.4 kHz) with 16 M-bit ROM
- Maximum number of words:
111-word
- Built-in 12-bit D/A converter of class A voltage type (with built-in pop noise suppression circuit)
- Built-in LPF with attenuation factor of -24 dB/oct
Note) f_{cut} =cutoff frequency
- Standby function to stop oscillation and all functions during the standby state
- Oscillation selectable between RC oscillation and crystal oscillation
- Master oscillation frequency:
40 to 140 kHz (LPF output)
40 to 256 kHz (DAC output)
- Supply voltage:
4.5 to 5.5V
- 64-pin-V1 plastic QFP (QFP64-P-1420-V1K)

PIN CONFIGURATION (Top View)



BLOCK DIAGRAM



6724240 0016336 032

ELECTRICAL CHARACTERISTICS

• **Absolute Maximum Ratings**

(DGND = AGND = 0V)

Parameter	Symbol	Conditions	Rating	Unit
Power supply voltage	V _{DD}	T _a = 25°C	-0.3 ~ +7.0	V
Input voltage	V _{IN}		-0.3 ~ V _{DD} +0.3	V
Storage temperature	T _{stg}	—	-55 ~ +150	°C

• **Operating Ranges**

(DGND = AGND = 0V)

Parameter	Symbol	Conditions	Range	Unit
Power supply voltage	V _{DD}	—	+4.5 ~ +5.5	V
Operating temperature	T _{op}	—	-40 ~ +85	°C
Master oscillation frequency	f _{osc1}	LPF output	40 ~ 140	kHz
Master oscillation frequency	f _{osc2}	DAC output	40 ~ 256	kHz
DAO output level	V _{OD}	No load	0 ~ V _{DD}	V

• **DC Characteristics**

(DVDD = AVDD = 4.5-5.5V, DGND = AGND = 0V, T_a = -40-85°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
"H" input voltage	V _{IH}	—	0.84×V _{DD}	—	—	V
"L" input voltage	V _{IL}	—	—	—	0.16×V _{DD}	V
"H" output voltage	V _{OH}	I _{OH} = -40 μA	V _{DD} - 0.4	—	—	V
"L" output voltage	V _{OL}	I _{OL} = 40 μA	—	—	0.4	V
"H" input current	I _{IH}	V _{IH} = V _{DD}	—	—	10	μA
"L" input current	I _{IL}	V _{IL} = 0V	-10	—	—	μA
Output leak current	I _{LO}	0 ≤ V _{OUT} ≤ V _{DD}	-10	—	10	μA
Operating current consumption	I _{DD}	—	—	4	10	mA
Standby current consumption	I _{DS}	—	—	—	10	μA
Relative precision of DA output	V _{DAE}	no load	—	—	40	mV
DA output impedance	R _{DAO}	—	15	25	35	kΩ
LPF load impedance	R _{AOUT}	—	50	—	—	kΩ

• AC Characteristics (VDD = 5V, Ta = -40 ~ 85°C, fosc = 64 kHz)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Master oscillation duty cycle	f _{duty}	—	40	50	60	%
RESET input pulse width	t _{w(RST)}	—	10	—	—	μS
ST input pulse width (Note 1)	t _{w(ST)}	CPU interface	0.35	—	350	μS
2CH input pulse width	t _{w(2CH)}	—	0.35	—	—	μS
ST-2CH pulse interval	t _{ss}	—	0.35	—	—	μS
2CH setup time	t _{chs}	—	0.35	—	—	μS
2CH hold time	t _{sch}	—	0.35	—	—	μS
Data set time	t _{dw}	—	10	—	—	μS
Data hold time	t _{wd}	—	10	—	—	μS
RCS setup time	t _{cs}	—	10	—	—	μS
RCS hold time	t _{bc}	—	10	—	—	μS
Selectable sampling frequency	fsam ₁	f _(osc1) /8	—	8.0	—	kHz
	fsam ₂	f _(osc1) /10	—	6.4	—	kHz
	fsam ₃	f _(osc1) /16	—	4.0	—	kHz
NAR output time (1) (Note 4)	t _{sns}	—	—	—	10	μS
NAR output time (2)	t _{nn}	—	—	—	500	nS
NAR output time (3) (Note 2)	t _{nAA}	At fsam=8 kHz	350	375	400	μS
NAR output time (4) (Note 2)	t _{nAB}	At fsam=8 kHz	350	375	400	μS
NAR output time (5) (Note 2)	t _{nAC}	At fsam=8 kHz	350	—	550	μS
BUSY output time (1) (Note 4)	t _{sBS}	—	—	—	10	μS
BUSY output time (2) (Note 2)	t _{BN}	At fsam = 8 kHz	350	375	400	μS
BUSY output time (3) (Note 5)	t _{BF}	At master frequency=64 kHz	—	—	64	mS
BUSY output time (4) (Note 2)	t _{BA}	At fsam=8 kHz	350	375	400	μS
D/A converter transition time (Note 3)	t _{DAR} , t _{DAF}	At master frequency=64 kHz	60	64	68	mS
LPF stabilizing time (Note 4)	t _L	At master frequency=64 kHz	12	16	20	mS
Standby transition time (Note 3) (at end of speech output)	t _{STB}	At master frequency=64 kHz	2.9	3.0	3.1	S
ST - 2CH pulse interval	t _{S2CH}	At master frequency=64 kHz	1.0	—	—	mS
ST input wait time	t _{NS}	—	10	—	—	μS

Note 1: The MAX value is proportional to fsam.

Note 2: The duration is proportional to fsam.

Note 3: The duration is proportional to fosc.

Note 4: Applicable at the start of oscillation.

Note 5: When playback occurs during the standby transition period (t_{DAF}).

■ 6724240 0016338 905 ■

• AC Characteristics
(VDD = 5V, Ta = -40 ~ 85°C, fosc1 = 40 ~ 140 kHz, fosc2 = 40 ~ 256kHz)


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Master oscillation duty cycle	f _{duty}	—	40	50	60	%
RESET input pulse width	t _{w(RST)}	—	10	—	—	μS
ST input pulse width	t _{w(ST)}	CPU interface	0.35	—	a	μS
ZCH input pulse width	t _{w(ZCH)}	—	0.35	—	—	μS
ST-ST pulse interval	t _{SS}	—	0.35	—	—	μS
ZCH setup time	t _{CHS}	—	0.35	—	—	μS
ZCH hold time	t _{SCH}	—	0.35	—	—	μS
Data set time	t _{DW}	—	10	—	—	μS
Data hold time	t _{WD}	—	10	—	—	μS
RCS setup time	t _{CS}	—	10	—	—	μS
RCS hold time	t _{BC}	—	10	—	—	μS
Selectable sampling frequency	f _{sam1}	—	—	f _{osc} /8	—	kHz
	f _{sam2}	—	—	f _{osc} /10	—	kHz
	f _{sam3}	—	—	f _{osc} /16	—	kHz
NAR output time (1) (Note 1)	t _{SNS}	—	—	—	10	μS
NAR output time (2)	t _{NN}	—	—	—	500	nS
NAR output time (3)	t _{NAA}	—	a	b	c	μS
NAR output time (4)	t _{NAB}	—	a	b	c	μS
NAR output time (5)	t _{NAC}	—	a	—	d	μS
BUSY output time (1) (Note 1)	t _{SBS}	—	—	—	10	μS
BUSY output time (2)	t _{BN}	—	a	b	c	μS
BUSY output time (3) (Notes 2)	t _{BF}	—	—	—	64	mS
BUSY output time (4)	t _{BA}	—	a	b	c	μS
D/A converter transition time	t _{DAR} , t _{DAF}	—	e-4	e	e+4	mS
LPF stabilizing time (Note 1)	t _L	—	f-4	f	f+4	mS
Standby transition time (at end of speech output)	t _{STB}	—	g-0.1	g	g+0.1	S
ST-ZCH pulse interval	t _{S2CH}	—	h	—	—	mS
ST input wait time	t _{NS}	—	10	—	—	μS

$$\begin{aligned}
 a &= 350 \times \frac{8 \text{ (kHz)}}{f_{\text{sam}} \text{ (kHz)}} &
 b &= 375 \times \frac{8 \text{ (kHz)}}{f_{\text{sam}} \text{ (kHz)}} &
 c &= 400 \times \frac{8 \text{ (kHz)}}{f_{\text{sam}} \text{ (kHz)}} &
 d &= 550 \times \frac{8 \text{ (kHz)}}{f_{\text{sam}} \text{ (kHz)}} \\
 e &= 64 \times \frac{64 \text{ (kHz)}}{f_{\text{osc}} \text{ (kHz)}} &
 f &= 16 \times \frac{64 \text{ (kHz)}}{f_{\text{osc}} \text{ (kHz)}} &
 g &= 30 \times \frac{64 \text{ (kHz)}}{f_{\text{osc}} \text{ (kHz)}} &
 h &= 10 \times \frac{64 \text{ (kHz)}}{f_{\text{osc}} \text{ (kHz)}}
 \end{aligned}$$


Note 1: Applicable at the start of oscillation.
Note 2: When playback occurs during the standby transition period (t_{DAF}).

TIMING DIAGRAMS


1. At power-on




2. At LSI startup and in standby state




3. Operation in channel 1 only (CPU input interface)




4. Operation in Channel 2 Only (CPU input interface)



5. Operation in Address Designation with noVoice




6. Timing Diagram of Echo Playback in Channel 1



1. Input of the $\overline{2CH}$ pulse without lowering \overline{ST} starts echo playback. Echo playback is canceled unless play is continuous.
2. At echo playback, the waveform is a combination of the playback of channel 1 by the \overline{ST} pulse and a -6dB playback of channel 2 by the $\overline{2CH}$ pulse.
3. In continuous play, the echo is applied to the next word (continuous play means playback of another word during a single word vocalization.)
4. Input unused code as a dummy code from the user selectable code at the end of echo playback. Without this input, the LSI may enter the standby mode without waiting for the 3 seconds after the end of playback when the standby option is selected.

6724240 0016342 336

7. Timing Diagram of Simultaneous Playback in Channel 1 and Channel 2



1. Channel 2 starts playing when the \overline{ST} pulse is input and $\overline{2CH}="L"$. The sounds volume can be changed by the number of the \overline{ST} pulses using the table below.
2. Channel 2 plays a pre-set word each time the $\overline{2CH}$ pulse is input with the same sound volume until the LSI goes to the standby state or until channel 2 is reset.
3. Please input an unused code as a dummy code from the user selectable codes at the end of playback of channel 2. Without this input, the LSI may enter the standby mode without waiting for the 3 seconds after the end of play when the standby option is selected.

Number of \overline{ST} pulses	Attenuation
1	No attenuation
2	-6dB attenuation
3	-12dB attenuation

PIN FUNCTIONS

Pin Name	I/O	Function
I6~I0	I	Selects and enters a user-specified word corresponding to the vocalized word. The code when the level of the \overline{ST} pulse goes low is read, and latched as the level rises.
A20~A0	O	These are the address terminals for the external connection of memory. The data is output when \overline{RCS} is "L".
D7~D0	I	These are the pins to input the data from external memory. The data is input when \overline{RCS} is "L". Insert a pull-down resistor of about 100 k Ω to pins D7~D0. If these pins are used at an open state, the leakage current of hundreds μ A may flow to a power supply pin at a standby state.
$\overline{2CH}$	I	Reproduces echo, or reproduces two different tones simultaneously. If $\overline{2CH}$ pulse is entered during operation in channel 1, echo is reproduced. Delay time for the echo can be changed according to the time of input of $\overline{2CH}$ pulse. If \overline{ST} pulse is entered when the level for CH2 is low, reproduction is performed in channel 2.
\overline{ST}	I	Activated at the fall of \overline{ST} . Data on I6 through I0 is read when their level is "L", and latched at the rise of \overline{ST} . Enter an address for channel 1 when the level of NAR is "H". For reproduction in channel 2, sound volume can be changed according to the number of \overline{ST} pulses when the level of $\overline{2CH}$ is "L". In the case of SW input interface, synthesis is repeated while the level of \overline{ST} is set to "L".
\overline{RCS}	I	When the level is "L", this pin enables \overline{ST} pulse to be input and the address from A20~A0, \overline{OE} and \overline{CE} are output. When the level is "H", the address pins of A20~A0, and \overline{CE} and \overline{OE} become high impedance.
BUSY	O	During playback, "L" level is output.
NAR	O	When the level is "H", the next channel address can be input.
$\overline{CR/XT}$	I	Selects RC oscillation or crystal oscillation. If the level of $\overline{CR/XT}$ is set to "H", OSC1, OSC2, and OSC3 work as RC oscillation pins; if the level of $\overline{CR/XT}$ is set to "L", OSC1 and OSC2 work as crystal oscillation pins, and a resistor with a resistance of about 2 M Ω is inserted between OSC1 and OSC2.

■ 6724240 0016344 109 ■

Pin Name	I/O	Function
OSC1	I	Crystal oscillation and RC oscillaito pins.
OSC2	0	To use them for crystal oscillation, leave the OSC3 pin open If an external clock signal is to be used, it should be connected to the OSC1 pin with OSC2 and OSC3 left open.
OSC3	0	
CPU/ \overline{SW}	I	Pin for selection between CPU interface and SW input interface. "H" level = CPU interface. "L" level = switch interface Note: If SW input interface is selected, echo reproduction, and 2-channel mixing reproduction cannot be performed.
3S/ \overline{STB}	I	If the level of the 3S pins is "H", standby state is invoked three seconds after completion of speech synthesis. If the level of the 3S pins is "L", the output from the DA converter remains at 1/2 VDD after completion of speech synthesis.
\overline{RESET}	I	If the level of this pins is set to "L", the LSI is put in standby state. Upon \overline{RESET} , oscillation is stopped, the output from the DA converter is grounded, and put to the initial state. The M6376 has a built-in power-on reset circuit. To make the power-on resetting function reliably, raise the power supply within 1msec. If this is impossible to do, enter the \overline{RESET} pulse when hte power is turned on.
\overline{CE}	0	A timing output pin that controls chip enable of external memory. The signal is output when the level of \overline{RCS} is "L".
\overline{OE}	0	A timing output pin that controls reading from external memory. The signal is output when the level of \overline{RCS} is "L".
DAO	0	A pin that outputs analog voice sent from the DA converter.
AOUT	0	A pin for output of analog voice sent from the LPF.
SG	0	A pin that improves SN ratio of LPF. To utilize the outpur from the LPF, connect a capacitor of about 1 μ F.
AVDD	—	An analog power supply pin.
AGND	—	An analog grounding pin.
DVDD	—	A digital power supply pin
DGND	—	A digital grounding pin.

FUNCTION DESCRIPTION

1. Voice Code Selection

imum 111-word/phrases. The setting of I0-16 is as follows:

User selectable words (phrases) are maxi-

Table 1 List of User Selected Words

I0-16	Code explanation
0 0 0 0 0 0 0	STOP code
0 0 0 0 0 0 1 ⋮ 1 1 0 1 1 1 1	User selectable codes (111-word)
1 1 1 0 0 0 0 ⋮ 1 1 1 0 1 1 1	BEEP codes
1 1 1 1 0 0 0 ⋮ 1 1 1 1 1 1 1	Test codes (do not use)

2. CPU Interface and Switch Input Interface

The CPU interface and the switch input interface can be selected by the CPU/SW pin. When the CPU pin is high, the CPU interface is on. When the CPU pin is low, the switch input interface is on.

2-1 CPU interface

If the CPU interface is selected, the \overline{ST} pulse becomes valid when the NAR pin is "H". User selected words are then fetched internally and vocalized. This interface is effective for playback of several words continuously. Please note that when the \overline{ST} pulse is




Figure 1 Timing of CPU Interface ($\overline{ST} \leq 350 \mu S$)




Figure 2 Timing of CPU Interface ($\overline{ST} > 800 \mu\text{S}$)

kept at the "L" level for longer than $800\mu\text{S}$, one word is played twice (at 8kHz sampling).

When the \overline{ST} pulse width is between $350\mu\text{S}$ and $800\mu\text{S}$, a single word is played once or twice. However, when the \overline{ST} pulse is input from the standby state, a single word is played only once if within $80\mu\text{S}$.

When a \overline{ST} pulse width of longer than $350\mu\text{S}$ (master frequency is 64kHz) is input and the \overline{BUSY} option has been selected, make sure

the \overline{ST} pulse is within $800 \mu\text{S}$ after the rise of \overline{BUSY} pin.

2-2 SW input interface

If the SW input interface is selected, the specified word is played repeatedly when \overline{ST} is "L" level at the end of play of the specified word and is finished when it is "H" level.

For example, when this LSI is operated using a push switch, the same word is played repeatedly as long as the switch is pressed




Figure 3 Timing of SW Input Interface (playing one word)

and when the switch is released, playback stops when the currently playing word is finished.

When playing different words continuously, change the code of I0-I6 and maintain ST at

the "L" level before the play back is completed.

However, note that the playing interrupted if the input level of I6-I0 becomes "L" instantly when switching the address.




Figure 4 Timing of SW Input Interface (repeated play)

In SW input interface, playback of the 1st and 2nd channels simultaneously is not possible.

Neither 2-channel mixing nor echo playback is possible in this interface.

6724240 0016348 854

3. BEEP Tone Generation

Since this LSI has an on-chip circuit to generate BEEP tones, the BEEP tones are selected using I6-I0. Depending on the word code, the frequency and duration can be changed. The amplitude is approximately 1/4 VDD.

The NAR/BUSY pin outputs a "L" level

during BEEP tone play regardless of either NAR or BUSY is selected as the option. Figure 5 shows such timing.

Neither the STOP code (explained later) nor 2-channel playback is valid during the playback of BEEP tone. The following table shows the relationship between the BEEP tones and addresses when the oscillation frequency is 64kHz.

Table 2 Relationship between BEEP Tones and Addresses

I6	I5	I4	I3	I2	I1	I0	BEEP tone frequency	Generating duration (sec)			
1	1	1	0	0	0	0	2.0kHz	0.064			
					0	1		0.125			
					1	0		0.250			
					1	1		0.500			
				1	0	1	1	0	0	1.0kHz	0.064
								0	1		0.125
								1	0		0.250
								1	1		0.500

When the code for BEEP tone is input while playing either the 1st channel or the 2nd channel, the BEEP tone is generated after the

completion of play. The reverse case also holds true.




Figure 5 Timing at BEEP Tone Generation

4. Stop Code

Speech playing is finished when the \overline{ST} pulse is input by setting I6-I0 to "0000000" during play. The DA converter becomes $1/2VDD$.

The input method of the \overline{ST} pulse is subject to the AC characteristics when the NAR output is "H" level. When the NAR output is at the "L" level, the STOP code is valid by

setting the \overline{ST} pulse to the "L" level longer than 1 msec ($f_{OSC}=64kHz$) or by the timing shown in Figure 6.

The STOP code is not valid during the generation of BEEP tone. When the STOP code is input, only playback is stopped while the oscillation and the analog circuitry are still operating. When the RESET pulse is input, all operations are halted.




Figure 6 Example of STOP Code Input Timing

5. Sampling Frequencies

Sampling frequencies can be specified for each word in the speech data of the built-in ROM. When the 1st and the 2nd channels are simultaneously played back, the sampling frequency of the 1st channel has priority.

Three types of sampling frequencies can be selected during speech data analysis. The relationship between the master frequency, f_{OSC} , and the sampling frequency, f_s , is as follows:

Selection 1	$f_{sam1}=f_{ose}/8$
Selection 2	$f_{sam2}=f_{ose}/10$
Selection 3	$f_{sam3}=f_{ose}/16$

6. Echo Playback and Channel 2 Playback

By using the $\overline{2CH}$ input, echo or 2-channel playback is possible. Because both echo and 2-channel playback use the $\overline{2CH}$ pin, switch between modes by returning the LSI to the standby state.

This function is not available in the SW input interface or during generation of BEEP tones.

6-1 Echo Playback

Echo playback is performed by combining a speech waveform of the 1st channel with a delayed speech waveform with -6 dB attenuation (half the amplitude of the channel 1 speech waveform).

The echo delay time is the time until the $\overline{2CH}$ pulse is input from the start of play of channel 1.

However, when starting this operation from the standby state, pop noise suppression time is not counted as delay time.

In echo playback, echo is applied to all the words during continuous play of channel 1 (continuous play means playback of the next word during playback.)

6-2 Channel Mixing Playback

Using 2-channel mixing playback, a different word can be played during the play of channel 1. This has a wide range of application such as BGM (back ground music) and

combinations of instruments. Speech data on channel 2 can remain the same while the sound volume may be changed to 1, 1/2 and 1/4 according to channel 1. The change in sound volume is determined by the number of ST pulses when starting the 2nd channel.

Table 3 Number of ST Pulses and Attenuation

Number of ST pulses	Attenuation
1	No attenuation (100% of speech data)
2	-6dB attenuation (1/2 of speech data)
3	-12dB attenuation (1/4 of speech data)




Figure 7 Input Timing of 2 Channel Mixing

Once 2-channel mixing is set, it is maintained until the standby state or until channel 2 is reset. Because of this, restart can be accomplished by the input of the 2CH pulse only.

7. Standby Transition

When standby transition is enabled as an option, the LSI changes to the standby state and halts all operations unless another word is played within 3 seconds of the completion of playback of a single word. For this reason, it takes approximately 100mS before the next playback is started as the LSI needs to activate the pop noise suppression circuitry.

When standby transition is disabled as an option, the LSI does not go into the standby mode even when playback is completed. At this time, the output from AOUT is approximately 1/2VDD and the LSI still draws current as oscillation is continued. When restarted, the next playback begins after approximately 350µS.

If disabling standby transition as an option, the RESET pulse must be input to set to the standby state. Pop noise may be generated at the input of the RESET pulse as the output level from AOUT becomes GND level instantly.

8. Voice Input

The voice output pin can be selected by the output of the DA converter either directly or through the built-in low-pass filter.

8-1 Output Waveform of DA Converter

The output amplitude from the DA converter is maximum $4095/4096 \times VDD$ of a square wave that synchronizes with a sampling frequency. When selecting the DA output, addition of an external low-pass filter is highly recommended.

Because the output impedance of DAO varies between 15KΩ and 35KΩ, determine the filter constant so that the resistance variation does not influence the cut-off frequency of the low-pass filter.

Table 4 shows the output level from the AOUT pin when selecting an optional DA output.

Table 4 Output Level from DA Converter

Condition	Minimum level	Center level	Maximum level	Unit
1-channel playback	$\frac{1}{4}V_{DD}$	$\frac{1}{2}V_{DD}$	$\frac{3}{4}V_{DD}$	V
2-channel mixing	0.0	$\frac{1}{2}V_{DD}$	VDD	V
BEEP tone playback	$\frac{3}{8}V_{DD}$	$\frac{1}{2}V_{DD}$	$\frac{3}{8}V_{DD}$	V

8-2 Low-pass filter output

Since the low-pass filter is composed of switch capacitors, the cut-off frequency varies proportional to the master clock frequency.

When the sampling frequency (f_{sam}) is $1/8$ and $1/10$ of the master clock frequency, the cut-off frequency, f_{cut} , is $f_{cut}=3/64 f_{osc}$ and is $f_{cut}=3/128$ when f_{sam} is $1/16$. Table 5 shows the relationship between the sampling frequencies and the cut-off frequencies.

Table 5 Cut-off Frequency of Low-pass Filter

Sampling frequency (f_{sam})	Master clock frequency (f_{osc})	Cut-off frequency (f_{cut})
4.0 kHz	64 kHz	Approximately 1.5 kHz
6.4 kHz	64 kHz	Approximately 3.0 kHz
8.0 kHz	64 kHz	Approximately 3.0 kHz
12.8 kHz	128 kHz	Approximately 6.0 kHz
16.0 kHz	128 kHz	Approximately 6.0 kHz

The low-pass filter characteristics when the sampling frequency is 8kHz are shown in figure 8. Table 6 shows the output level

from AOUT when selecting the low-pass filter option.

Table 6 Output Level of Low-pass Filter

Condition	Minimum level	Center level	Maximum level	Unit
1-channel playback	$\frac{1}{4}V_{DD}$	$\frac{1}{2}V_{DD}$	$\frac{3}{4}V_{DD}$	V
2-channel mixing	0.7	$\frac{1}{2}V_{DD}$	$V_{DD}-0.7$	V
BEEP tone playback	$\frac{3}{8}V_{DD}$	$\frac{1}{2}V_{DD}$	$\frac{3}{8}V_{DD}$	V

6724240 0016352 285




Figure 8 Low-pass Filter Characteristics ($f_s=8$ kHz)

8-3 Pop Noise of Low-Pass Filter Output

Although this LSI has a built-in pop noise suppression circuit, the voltage of the circled portion in the figure below may be changed

abruptly by approximately 0.7V when selecting the low-pass filter output and may generate a "pop" sound.




Figure 9 Pop Noise of Low-pass Filter Output

When connecting a diode at the output from AOUT, the "pop" sound can be reduced.

Figure 10 shows the circuit.




Figure 10 Pop Noise Suppression Circuit

9. RC Oscillation

The external circuit diagram for RC oscillation is shown below:




Figure 11 RC Oscillation Connection Circuit

9-1 Determination of RC Constant

The RC oscillation frequency characteristics are shown in Figure 12. If fosc is set to 64 kHz, choose the appropriate values for C and R2 using the following as a reference:

C=100pF, R1=150KΩ, R2=50KΩ.

9-2 Fluctuation of RC oscillation frequencies

When choosing RC oscillation, the RC oscillation frequencies are varied according to the fluctuation of the external C and R2 as well as the process variations of LSI.

When using a 50KΩ R2, the error due to process variations of the LSI is maximum ±4% so that the fluctuation of the RC oscillation frequency when using a capacitance (C) of ±1% accuracy and a resistance (R2) of ±2% accuracy is maximum ±7% approximately.




Figure 12 RC Oscillation Frequency Characteristics

6724240 0016354 058

10. Crystal Oscillation

crystal oscillator, KF-38S4-13PO102 (64kHz), made by Kyocera.

Figure 13 shows an external circuit using a




Figure 13 Circuit Diagram of Crystal Oscillator Connection

11. Connection with MSC1191/1192

When using an MSC1191 and an MSC1192, connect the STBY pin to the OSC3/CS pin on the OSC2 pin, respectively. When connecting with an MSC1191/1192, set C and R after mounting it to the board as the oscillation characteristics may change.

12. Wiring for Power Supply

Supply the power supply for this LSI from the same power supply as illustrated below and divide into an analog section and a logic section on wiring.




Figure 14

If the analog section and the logic section are supplied from a separate power supply, make sure that the separate power supply is

not provided because there is possibility to bring about a latch-up, etc.





Figure 15

13. External ROM Timing

timing under voice playback at $f_{osc} = 64$ kHz and $f_{sam} = 8.0$ kHz.


Figure 16 shows the external ROM driving



- Note *1) This is proportional to f_{osc}
- *2) This is proportional to f_{sam}
- *3) CE, OE and D0-D7 are input and output at the frequency of 250µs or 125µs hereafter.


Figure 16 External ROM Timing

6724240 0016356 920



Note: Use a CMOS type 27C256 as an EPROM if possible. If an NMOS type 27256 is used, there are some cases where the power voltage variation of the EPROM becomes a source to generate noise.


Figure 17 Example of Interface Using 4pcs. 256Kbit EPROMs



Note: Use a CMOS type 27C256 as an EPROM if possible. If an NMOS type 27256 is used, there are some cases where the power voltage variation of the EPROM becomes a source to generate noise.

Figure 18 Example of Applied CPU Interface Circuit

6724240 0016358 7T3



Note: Use a CMOS type 27C010 as an EPROM if possible. If an NMOS type EPPROM is used the power voltage variation of the EPROM becomes a source to generate noise.

Figure 19 Example of Interface Using 16pcs. 1Mbit EPROMs