



MOTOROLA

SEMICONDUCTORS

PO. BOX 20912 • PHOENIX, ARIZONA 85036

MC1372

COLOR TV VIDEO MODULATOR


... an integrated circuit used to generate an RF TV signal from baseband color-difference and luminance signals.

The MC1372 contains a chroma subcarrier oscillator, a lead and lag network, a quasi-quadrature suppressed carrier DSB chroma modulator, an RF oscillator and modulator, and an LSTTL compatible clock driver with adjustable duty cycle.

The MC1372 is a companion part to the MC6847 Video Display Generator, providing and accepting the correct dc interconnection levels. This device may also be used as a general-purpose modulator with a variety of video signal generating devices such as video games, test equipment, video tape recorders, etc.

- Single 5.0 Vdc Supply Operation for NMOS and TTL Compatibility
- Minimal External Components
- Compatible with MC6847 Video Display Generator
- Sound Carrier Addition Capability
- Modulates Channel 3 or 4 Carrier with Encoded Video Signal
- Low Power Dissipation
- Linear Chroma Modulators for High Versatility
- Composite Video Signal Generation Capability
- Ground-Referenced Video Prevents Overmodulation

**COLOR TV
VIDEO
MODULATOR CIRCUIT**
**SILICON MONOLITHIC
INTEGRATED CIRCUIT**



P SUFFIX
PLASTIC PACKAGE
CASE 646





FIGURE 1 – BLOCK DIAGRAM



MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Value	Unit
Supply Voltage	8.0	Vdc
Operating Ambient Temperature Range	0 to +70	°C
Storage Temperature Range	-65 to +150	°C
Junction Temperature	150	°C
Power Dissipation, Package Derate above 25°C	1.25 13	Watts mW/°C

RECOMMENDED OPERATING CONDITIONS

Supply Voltage	5.0	Vdc
Luma Input Voltage - Sync Tip Peak White	1.0 0.35	Vdc
Color Reference Voltage	1.5	Vdc
Color A, B Input Voltage Range	1.0 to 2.0	Vdc

ELECTRICAL CHARACTERISTICS ($V_{CC} = +5 \text{ Vdc}$, $T_A = 25^\circ\text{C}$; Test Circuit 1 unless otherwise noted)

Characteristic	Min	Typ	Max	Unit
Operating Supply Voltage	4.75	5.0	5.25	Volts
Supply Current	—	25	—	mA

CHROMA OSCILLATOR/CLOCK DRIVER (Measured at Pin 1 unless otherwise noted)

Output Voltage (V_{OL}) (V_{OH})	— 2.4	— —	0.4 —	Vdc
Rise Time ($V_1 = 0.4$ to 2.4 Vdc)	—	—	50	ns
Fall Time ($V_1 = 2.4$ to 0.4 Vdc)	—	—	50	ns
Duty Cycle Adjustment Range ($V_3 = 5.0 \text{ Vdc}$) (Measured at $V_1 = 1.4 \text{ V}$)	70	—	30	%
Inherent Duty Cycle (No connection to Pin 3)	—	50	—	%

CHROMA MODULATOR ($V_5 = V_6 = V_7 = 1.5 \text{ Vdc}$ unless otherwise noted)

Input Common Mode Voltage Range (Pins 5, 6, 7)	0.8	—	2.3	Vdc
Oscillator Feedthrough (Measured at Pin 8)	—	15	31	mV(p-p)
Modulation Angle [$\theta_B(V_7 = 2.0 \text{ Vdc}) - \theta_B(V_5 = 2.0 \text{ Vdc})$]	85	100	115	degrees
Conversion Gain [$V_8/(V_7 - V_6)$; $V_8/(V_5 - V_6)$]	—	0.6	—	V(p-p)/Vdc
Input Current (Pins 5, 6, 7)	—	—	-20	μA
Input Resistance (Pins 5, 6, 7)	100	—	—	kΩ
Input Capacitance (Pins 5, 6, 7)	—	—	5.0	pF
Chroma Modulator Linearity ($V_5 = 1.0$ to 2.0 V; $V_7 = 1.0$ to 2.0 V)	—	4.0	—	%

RF MODULATOR

Luma Input Dynamic Range (Pin 9, Test Circuit 2)	0	—	1.5	Volts
RF Output Voltage ($f = 67.25 \text{ MHz}$; $V_9 = 1.0 \text{ V}$)	—	15	—	mVrms
Luma Conversion Gain ($\Delta V_12/\Delta V_9$; $V_9 = 0.1$ to 1.0 Vdc) Test Circuit 2	—	0.8	—	V/V
Chroma Conversion Gain ($\Delta V_12/\Delta V_{10}$; $V_{10} = 1.5 \text{ Vp-p}$; $V_9 = 1.0 \text{ Vdc}$) Test Circuit 2	—	0.95	—	V/V
Chroma Linearity (Pin 12, $V_{10} = 1.5 \text{ Vp-p}$) Test Circuit 2	—	1.0	—	%
Luma Linearity (Pin 12, $V_9 = 0$ to 1.5 Vdc) Test Circuit 2	—	2.0	—	%
Input Current (Pin 9)	—	—	-20	μA
Input Resistance (Pin 10)	—	800	—	Ω
Input Resistance (Pin 9)	100	—	—	kΩ
Input Capacitance (Pins 9, 10)	—	—	5.0	pF
Residual 920 kHz (Measured at Pin 12) See Note 1	—	50	—	dB
Output Current (Pin 12, $V_9 = 0 \text{ V}$) Test Circuit 2	—	1.0	—	mA

TEMPERATURE CHARACTERISTICS ($V_{CC} = 5 \text{ Vdc}$, $T_A = 0$ to 70°C , IC only)

Chroma Oscillator Deviation ($f_O = 3.579545 \text{ MHz}$)	—	±50	—	Hz
RF Oscillator Deviation ($f_O = 67.25 \text{ MHz}$)	—	±250	—	kHz
Clock Drive Duty Cycle Stability	±5.0	—	—	%

NOTE 1. $V_9 = 1.0 \text{ Vdc}$, $V_C = 300 \text{ mV(p-p)}$ @ 3.58 MHz , $V_S = 250 \text{ mV(p-p)}$ @ 4.5 MHz , Source Impedance = 75Ω .**MOTOROLA Semiconductor Products Inc.**

FIGURE 2 – TEST CIRCUIT 1






FIGURE 3 – TEST CIRCUIT 2



MOTOROLA Semiconductor Products Inc.

FIGURE 4 – SCHEMATIC DIAGRAM



MOTOROLA Semiconductor Products Inc.

OPERATIONAL DESCRIPTION**Pin 1 – Clock Output**

Provides a rectangular pulse output waveform with frequency equal to the chrominance subcarrier oscillator. This output is capable of driving one LS-TTL load.

Pin 2 – Oscillator Input

Color subcarrier oscillator feedback input. Signal from the clock output is externally phase shifted and ac coupled to this pin.

Pin 3 – Duty Cycle Adjust

A dc voltage applied to this pin adjusts the duty cycle of the clock output signal. If the pin is left unconnected, the duty cycle is approximately 50%.

Pin 4 – Ground**Pin 5 – Color B Input**

Dc coupled input to Chroma Modulator B, whose phase leads modulator A by approximately 100°. The modulator output amplitude and polarity correspond to the voltage difference between this pin and the Color Reference Voltage at Pin 6.

Pin 6 – Color Reference Input

The dc voltage applied to this pin establishes the reference voltage to which Color A and Color B inputs are compared.

Pin 7 – Color A Input

Dc coupled input to Chroma Modulator A, whose phase lags modulator B by approximately 100°. The modulator output amplitude and polarity correspond to the voltage difference between this pin and the Color Reference Voltage at Pin 6.

Pin 8 – Chroma Modulator Output

Low impedance (emitter follower) output which provides the vectorial sum of chroma modulators A and B.

Pin 9 – Luminance Input

Input to RF modulator. This pin accepts a dc coupled luminance and sync signal. The amplitude of the RF signal output increases with positive voltage applied to the pin, and ground potential results in zero output (i.e., 100% modulation). A signal with positive-going sync should be used.

Pin 10 – Chrominance Input

Input to the RF modulator. This pin accepts ac coupled chrominance provided by the Chroma Modulator Output (pin 8). The signal is reduced by an internal resistor divider before being applied to the RF modulator. The resistor divider consists of a 300 ohm series resistor and a 500 ohm shunt resistor. Additional gain reduction may be obtained by the addition of external series resistance to pin 10.

Pin 11 – V_{CC}

Positive supply voltage

Pin 12 – RF Modulator Output

Common collector of output modulator stage. Output impedance and stage gain may be selected by choice of resistor connected between this pin and dc supply.

Pins 13 and 14 – RF Tank

A tuned circuit connected between these pins determines the RF oscillator frequency. The tuned circuit must provide a low dc resistance shunt. Applying a dc offset voltage between these pins results in baseband composite video at the RF Modulator Output.

MC1372 CIRCUIT DESCRIPTION

The chrominance oscillator and clock driver consist of emitter follower Q4 and inverting amplifier Q5. Signal presented at clock driver output pin 1 is coupled to oscillator input pin 2 through an external RC and crystal network, which provides 180° phase shift at the resonant frequency. The duty cycle of the output waveform is determined by the dc component at pin 1 internally coupled through R12 to the base of Q4. As pin 1 dc voltage increases, a smaller portion of the sinusoidal feedback signal at pin 2 exceeds the Q4 base voltage of two times V_{BE} required for conduction. As the dc level is reduced, device Q4 and thus Q5 is turned on for a longer percentage of the cycle. Transistors Q0, Q1, Q2 and diode D1 provide the biasing network which determines the dc operating level of the oscillator. The transistor Q2 and resistors R5, R6, and R7 form a voltage reference of four times V_{BE} at the collector of Q2. The dc voltage at pin 1 is determined by the values of R4, R8, and R12 and the applied duty cycle adjust voltage at pin 3. Since these resistors are nominally equal, the voltage at pin 1 will always approximate the dc voltage at pin 3.

The oscillator signal at pin 1 is internally coupled to active filter Q44. This filter reduces the frequency content above 4 MHz. The output of the filter at the emitter of Q44 is ac coupled through C3 to the input of the lead/lag network. R32 and C1 provide approximately 50° of phase lag, while C2 and R29 provide approximately 50° of phase lead. These two quasi-quadrature waveforms are used to switch chroma modulators B and A, respectively. The transistors Q22 through Q25 and Q32-Q33 form a doubly balanced modulator. The input signal applied at pin 5 is compared to the color dc reference voltage applied at pin 6 in differential amplifier Q32-Q33. The source current provided by transistor Q34 is partitioned in transistors Q32 and Q33 according to the differential input signal. The bases of transistors Q23 and Q24 are connected to the dc reference voltage at the emitter of Q30. The bases of transistors Q22 and Q25 are connected

